Verilog projects jobs

Filter

My recent searches
Filter by:
Budget
to
to
to
Skills
Languages
    Job State
    1,203 verilog projects jobs found, pricing in PHP

    I need you to develop some software for me related to XGMII. I would like this software to be developed in Verilog , 15 hours , 8 usd ph . =120 usd

    ₱4708 (Avg Bid)
    ₱4708 Avg Bid
    3 bids

    Please I wanna find some who can help me to finish this project as soon as possible, someone who is really expert with FPGA, Verilog HDL and Vivado.

    ₱4607 / hr (Avg Bid)
    ₱4607 / hr Avg Bid
    20 bids

    The Universal Verification Methodology (UVM) is a collection of API and proven verification guidelines written for system verilog to create an efiicient verification environment. UVM provides the best framework to achieve coverage-driven verification (CDV). CDV combines automatic test generation, self checking testbenches, and coverage metrics to significantly

    ₱7847 (Avg Bid)
    ₱7847 Avg Bid
    6 bids

    10 G Ethernet project with Verilog

    ₱7290 (Avg Bid)
    ₱7290 Avg Bid
    9 bids

    ...can help me in that. In c I want someone who can explain me a pointer to an array and how to write to an array then read from it again. using malloc and those things. For Verilog, I need someone to help me complete some assignment on how to design 4 to 1 using two selections. The candidate should have at least a fast internet and be able to access

    ₱202 / hr (Avg Bid)
    ₱202 / hr Avg Bid
    8 bids

    I have added IEEE paper below. I need following three requirements. 1. project explanation. what is the ...need following three requirements. 1. project explanation. what is the plan to implement the paper. 2. Implement the paper in matlab. Need matlab simulations 3. Write a verilog code for the paper. Results has to match with matlab simulations.

    ₱10259 (Avg Bid)
    ₱10259 Avg Bid
    7 bids

    I need you to develop some software for me. I would like this software to be developed for Windows using C or C++. 10 hour =100 usd

    ₱5164 (Avg Bid)
    ₱5164 Avg Bid
    9 bids

    I have added a paper to implement below. I need a person who will implement this paper in MATLAB and write a verilog code and simulate.

    ₱7837 (Avg Bid)
    ₱7837 Avg Bid
    8 bids

    Project: Sending out raw ethernet packet via 32 bit data path : Explanation: Writing a C application to generate the verilog file(.v) for XGMII 32 bit data and control path using pcap files. total = 100 USD ,which I expect to receive in a few days.

    ₱6227 (Avg Bid)
    ₱6227 Avg Bid
    13 bids

    Pv fed led lighting system: Harmony search algorithm based controller design I am using altium nano board . i need verilog code for above algorithm.

    ₱7415 (Avg Bid)
    ₱7415 Avg Bid
    5 bids

    ...application to generate the verilog file(.v) for XGMII 32 bit data and control path using pcap files. The first 8 byte of the first Ethernet frame in the pcap will be used for verilog generation. 1. I will give the pcap file , you will just take the first 8 bytes( 64 bits) of the pcap 2. Programmer will write the verilog to send the data to XGMII

    ₱3037 (Avg Bid)
    ₱3037 Avg Bid
    1 bids

    ...the USRP1, including the source files for the FPGA code and corresponding c library. We have working FGPA code for a 2 TX and 2 RX system, and but need about 15 lines of verilog code ported from the 1 TX and 1 RX system to the 2 TX and 2 RX system. Also, we need the working c libary in the transceiver (1 Tx and 1 RX) modified to support the 2 TX and

    ₱60545 (Avg Bid)
    ₱60545 Avg Bid
    16 bids

    i am looking for the VHDL or Verilog code that have UDP or TCP protocol and can have Lan connection fpga spartan 6 to pc by wiznet W 5300 . anyone can help me for that?

    ₱3949 (Avg Bid)
    ₱3949 Avg Bid
    4 bids

    Hi, The vision I have in mind is comparable to a machine vision camera. CMOSIS CMV2000/4000 cmos sensor will be readout over LVDS channels and acquired data compressed with H264 encoder (MPEG 4) and compressed data will be send over GigE and/or USB 3.0. I'm a PCB designer with RF design experience, for this project: 1. Propose design architecture ( Pure FPGA, FPGA+controller, DSP or SoC ...

    ₱146907 (Avg Bid)
    ₱146907 Avg Bid
    6 bids

    (vinodluhar's) 10G sfp+ port will be read , using xilinx's free IPs , udp data will be filtered out, based on udp data content, and will be passed to other ethernet port, memory and ACP port of Zynq, using AXI interface with test bench for simulation.

    ₱60089 (Avg Bid)
    ₱60089 Avg Bid
    8 bids

    (vinodluhar's) 10G sfp+ port will be read , using xilinx's free IPs , udp data will be filtered out, based on udp data content, and will be passed to other ethernet port, memory and ACP port of Zynq, using AXI interface with test bench for simulation.

    ₱63278 (Avg Bid)
    ₱63278 Avg Bid
    1 bids

    I need help in a verilog question. I am a beginner in verilog so need some help.

    ₱964 (Avg Bid)
    ₱964 Avg Bid
    16 bids

    I need a small verilog code as soon as possible.

    ₱13730 (Avg Bid)
    ₱13730 Avg Bid
    28 bids

    Training using Verilog Altera-Quartus

    ₱2784 (Avg Bid)
    ₱2784 Avg Bid
    1 bids