My recent searches
Filter by:
    Job State
    107 jobs found, pricing in PHP

    Synchronous control of 8 stepping motors with calculation of a trajectory of linear motion and circular motion with constant acceleration for CNC machine. SystemVerilog, FPGA Altera (IntelFPGA)

    ₱31672 (Avg Bid)
    ₱31672 Avg Bid
    6 bids

    Hello, I need a controller for a MAX31855 in Verilog. The controller must be connected to an UART in order to see the data in a terminal. FPGA clock is 50Mhz.

    ₱3479 (Avg Bid)
    ₱3479 Avg Bid
    5 bids
    Academic writing 5 days left

    I need someone who is expert in academic writing and EE engineering communication and radar field and also embedded systems FPGA, the page's number will be around 50, and the topic and results and design are ready just need to be written.

    ₱6127 (Avg Bid)
    ₱6127 Avg Bid
    38 bids

    this is my problem : " 'XPAR_AXI_GPIO_0_BASEADDR' undeclared (first use in this function)"

    ₱1402 (Avg Bid)
    ₱1402 Avg Bid
    2 bids

    We are in need of an experienced developer to help us modify existing drivers based on Java to communicate with a FPGA based Bill validator from a Raspberry pi over USB. We previously modified existing java files to communicate with a bill validator that we later found out was using an old PSD based chip, whereas the new devices are based on FPGA chips. Our old code does not communicate with t...

    ₱58255 (Avg Bid)
    ₱58255 Avg Bid
    14 bids

    A stepper motor controller in verilog ,

    ₱9873 (Avg Bid)
    ₱9873 Avg Bid
    15 bids
    vhdl expert needed3 21h left

    Expert in VHDL is needed to do a project

    ₱1386 (Avg Bid)
    ₱1386 Avg Bid
    8 bids

    projekt może być oparty na chipie ADV7181

    ₱1376 (Avg Bid)
    ₱1376 Avg Bid
    1 bids

    • Target DDR3 controllers development for Frame buffer (one frame delay) • Features Frame Buffer input: 1920 x 1080@60 fps, YUV 4:2:2 output: 1920 x 1080@60fps, YUV 4:2:2 • HW Platform DDR3 controller for Xilinx Zynq-7000 or 7-series FPGA • Design output Verilog DDR3 controller source codes, testbench and document

    ₱115784 (Avg Bid)
    ₱115784 Avg Bid
    7 bids
    vhdl expert needed2 Ended

    Expert in VHDL is needed to do a project

    ₱1260 (Avg Bid)
    ₱1260 Avg Bid
    9 bids

    Design and develop a interface logic for reading and writing to and from eMMC device to support 300Mbps data rate to Video encoder. - timelines - 2-3 weeks.

    ₱18884 (Avg Bid)
    ₱18884 Avg Bid
    3 bids

    autoamate a door handle using vhdl or verilog

    ₱5504 (Avg Bid)
    ₱5504 Avg Bid
    26 bids

    I have some existing code but need to add a serial connection to the hardware. More details to be provided.

    ₱3323 (Avg Bid)
    ₱3323 Avg Bid
    15 bids

    Hi, I would like to implement RSA algorithm synthesized code in Verilog up to 512 bit of encryption. - Encryption data output size can vary from 16-bit to 512 bits. - Prime number generation: two random prime number generated through LFSR and should be stored in FIFO - For every iteration different public and private key pairs should be produced. Kindly cont...

    ₱5547 (Avg Bid)
    ₱5547 Avg Bid
    9 bids

    We need to develop a QPSK demodulator FPGA xilinx based.

    ₱36126 (Avg Bid)
    ₱36126 Avg Bid
    17 bids

    We are working on nexys video board and we are trying to access DDR3 memory using IPCORE in vivado design suite software. We want to read and write data into DDR3 memory using nexys video board.

    ₱8723 (Avg Bid)
    ₱8723 Avg Bid
    6 bids

    I'm looking for someone who can write me a verilog HDL code for a servo controller

    ₱1454 (Avg Bid)
    ₱1454 Avg Bid
    7 bids

    Need to design a FPGA based NMR Spectrometer for NMR Applications. Phase 1 : Interface high speed ADC and DAC with Altera FPGA and write the software for generating RF pulses and Capture Echo Signal from ADC. See the attached similar work for more details.

    ₱412461 (Avg Bid)
    ₱412461 Avg Bid
    10 bids

    I would like someone to help me build a simple FPGA Kernel for a certain gaming system.

    ₱7755 (Avg Bid)
    ₱7755 Avg Bid
    4 bids

    I have a QAR file that I cannot compile into a POF or PLD file, I would like someone with experience in FPGA to do it. It must be someone with real good knowledge of FPGA.

    ₱25555 (Avg Bid)
    ₱25555 Avg Bid
    14 bids

    Top FPGA Community Articles