Filter

My recent searches
Filter by:
Budget
to
to
to
Skills
Languages
    Job State
    101 jobs found, pricing in PHP

    Design a small PCB (~20x25mm) around an bear-bone FPGA-chip (XC7A15T-1CPG236C) that is able to configure itself on every power-up from a flash memory that can be also found on the PCB. Also it is necessary to design a programming interface for the flash memory on the PCB as it should be possible to load the bitstream to the flash with an ESP32 module. Writing an XDC file and configuring protocol (...

    ₱51751 (Avg Bid)
    ₱51751 Avg Bid
    19 bids
    vhdl help needed 2 days left
    VERIFIED

    Need constraints file edited in order to make the code work. Small work which will only take few minutes. Vhdl experts contact me please

    ₱1169 (Avg Bid)
    ₱1169 Avg Bid
    11 bids
    need an expert on vhdl 2 days left
    VERIFIED

    vhdl expert needed to check on the code

    ₱893 (Avg Bid)
    ₱893 Avg Bid
    8 bids
    Project for Constantin R. 3 days left
    VERIFIED

    Hi Constantin R., I noticed your profile and would like to offer you my project. We can discuss any details over chat.

    ₱311682 (Avg Bid)
    ₱311682 Avg Bid
    3 bids

    vhdl expert needed asap to run a code

    ₱1003 (Avg Bid)
    ₱1003 Avg Bid
    16 bids

    need some help with verilog code.

    ₱852 (Avg Bid)
    ₱852 Avg Bid
    22 bids

    I'm building a license plate detection system, and concept has been proven using MATLAB. The current challenge is to implement the design on an Altera DE Board FPGA using VHDL. At this point, because of time constraints I like to ask for ur assistance in the following areas I seek someone who could help Implement the design on an FPGA. Attached is the matlab code

    ₱29028 (Avg Bid)
    ₱29028 Avg Bid
    8 bids

    This is the project: FSM, saving data blocks received via RS-232 with fixed baud rate in external RAM and extracting necessary byte from arbitrary address (selected by slide-switches). - I need VHDL code and Testbench. -Explain its behavior and parts. I am using ZedBoard ZYNQ SOC training , Xilinx Zynq-7000

    ₱2796 (Avg Bid)
    ₱2796 Avg Bid
    9 bids

    Coding required for FPGA to SFP communication

    ₱45600 (Avg Bid)
    ₱45600 Avg Bid
    13 bids

    Hi, I run a small sales business in the video game industry. I am looking for someone with VHDL experience to assign pins on an FPGA board for an old video game system, to a new pre-designed break out board to allow the system to use HDMI. Please contact for details.

    ₱6456 (Avg Bid)
    ₱6456 Avg Bid
    18 bids

    Analysis and design combinational and sequential digital logic, modeling concurrent digital systems using VHDL and Analogue filter.

    ₱1678 (Avg Bid)
    ₱1678 Avg Bid
    13 bids

    Hello, everyone! I need you to design ASIC board for mining BTC. If you are an expert in this field, please bid this project. We can discuss more details over chat. Thanks in advance.

    ₱246403 (Avg Bid)
    ₱246403 Avg Bid
    8 bids

    Contact me for more details. All I need done is porting some VHDL to Verilog.

    ₱5999 (Avg Bid)
    ₱5999 Avg Bid
    18 bids

    Hello, everyone! I need you to design ASIC board for mining BTC. If you are an expert in this field, please bid this project. We can discuss more details over chat. Thanks in advance.

    ₱200498 (Avg Bid)
    ₱200498 Avg Bid
    4 bids

    Design a digital system that will generate police or unbalance siren sound

    ₱6660 (Avg Bid)
    ₱6660 Avg Bid
    9 bids

    I need a vhdl program allowing FPGA to do aritmetic calculations with real values. For instance summing, substracting, dividing and multiplying 2 real number values as follows: (2.32 + 3.65; 2.32 - 3.65; 2.32/3.65 ; 2.32*3.65) I assume it suppose to be done using some toolbox on MATLAB ( System Generator Toolbox) This code should work on Xilinx Spartan 6. I want the code written simp...

    ₱3304 (Avg Bid)
    ₱3304 Avg Bid
    10 bids

    Design and implementation of controller with VHDL in FPGA

    ₱7227 (Avg Bid)
    ₱7227 Avg Bid
    13 bids

    In my project , I have to generate gps signal using verilog code. For this I need C/A code, random data, carrier signal. So first I have to do bpsk to random data and c/a code then do bpsk with carrier signal . I have given you c/a code you have generate random data , carrier signal and give me output code as well as pictures within 1 or 2 days.

    ₱1787 (Avg Bid)
    ₱1787 Avg Bid
    1 bids

    Looking for competent person to aide in design of algorithm & ASIC design for cryptocurrency.

    ₱12811 (Avg Bid)
    ₱12811 Avg Bid
    8 bids

    Write a simple verilog code to create dynamic lighting using led. see the attached files and respond

    ₱6253 (Avg Bid)
    ₱6253 Avg Bid
    26 bids

    Top FPGA Community Articles