Filter

My recent searches
Filter by:
Budget
to
to
to
Skills
Languages
    Job State
    91 jobs found, pricing in PHP

    I need a task to be completed on system verilog, please confirm if you can do. ThanksI need a task to be completed on system verilog, please confirm if you can do. ThanksI need a task to be completed on system verilog, please confirm if you can do. ThanksI need a task to be completed on system verilog, please confirm if you can do. Thanks

    ₱502 / hr (Avg Bid)
    ₱502 / hr Avg Bid
    4 bids

    i need verilog code for 32bit mips single cycle it must contain instructions LW, SW, AND, ADD, ADDI, SUB, SLT, SLTI,b,BEQ, BNE, J, JAL and JR. and write a test-bench and stimulate and get the output waveform synthesis the code and submit to me

    ₱506 / hr (Avg Bid)
    ₱506 / hr Avg Bid
    9 bids

    I need someone who can do task on system verilog. Deadline is 2 days. I want someone who can start now. More details will be provided to interested freelancer

    ₱1197 (Avg Bid)
    ₱1197 Avg Bid
    7 bids

    build a 32 bit architecture CPU, the CPU include the Register File, ALU, Control Unit, Instruction Register, Data Memory, PC Register, Shift logic unit, Conditional Logic Unit, and a 3-level cache read and write memory for the Data memory. The units need to be built in Verilog HDL then represented as a symbol on a schematic diagram and connected together using wires. Accompanied with each unit s...

    ₱8961 (Avg Bid)
    ₱8961 Avg Bid
    8 bids

    VHDL coding needed to be done by expert!! $30 CAD pay

    ₱1114 (Avg Bid)
    ₱1114 Avg Bid
    7 bids

    I need a little update in my Test Program (Labwindows). All code and GUI and all is done, just need program be capable to send email automatically to specified people when yields goes down <97%.

    ₱8454 (Avg Bid)
    ₱8454 Avg Bid
    4 bids

    Need someone to verify a memory controller using UVM environment. CAN bus is used as a memory cycle initiator and write/read burst transactions need to be verified.

    ₱15289 (Avg Bid)
    ₱15289 Avg Bid
    4 bids

    1) Implement high-speed 8-bit bus for MCU (ATSAM3U) to connect to Altera CPLD (5M160ZM68C5N) 2) Implement SPI Mode-0 SPI Slave in CPLD logic 3) Implement Dual SPI Slave mode in CPLD logic 4) Implement QUAD SPI Slave mode in CPLD logic 5) Implement general purpose I/O (8-bit) Port B in CPLD logic 6) Implement JTAG Host shift logic in CPLD logic

    ₱1468 / hr (Avg Bid)
    ₱1468 / hr Avg Bid
    6 bids
    Vhdl project 2 days left
    VERIFIED

    Need experts in electrical engineering field especially in FPGA and Embedded systems that are also skilled in vhdl. Please look at the link for more details. Refer to the intro pdf for project requirements and deliverables. Need complete project done even the scripts for presentation and technical report. [url removed, login to view]

    ₱20378 (Avg Bid)
    ₱20378 Avg Bid
    17 bids

    Project for huge experienced engineers. Result: Altium project and firmware. Details of the project in the attachment.

    ₱60801 (Avg Bid)
    ₱60801 Avg Bid
    4 bids

    I currently have a Xilinx ISE project where I am emulating a 6522 VIA and AY-3-891x Sound Generator for a legacy sound card. See the attached project files (and datasheets if needed). The code is mostly working and well enough to achieve sound, however I believe there could be some issues with the way PWM is implemented as there seems to be distortion in the combined audio output per channel. ...

    ₱19491 (Avg Bid)
    ₱19491 Avg Bid
    3 bids

    Hi, I wanted to implement research work on the AES(Advnaced Encryption Standard) algorithm and differential scan attack on the same to retriever secret key. In addition, the prevention mechanism against such attack has to be developed. Coding and simulation in verilog(Xilinix-ISE/Modelsim) will be fine. Also, requires documents for the implementation (step-by-step procedure), block diagram ...

    ₱47850 (Avg Bid)
    ₱47850 Avg Bid
    8 bids
    VHDL task URGENT 9h left
    VERIFIED

    Please check the attachment for the details Need to use Quartus ll

    ₱2379 (Avg Bid)
    ₱2379 Avg Bid
    9 bids

    i want to implement three phase locked loop implemented in simulink

    ₱24654 (Avg Bid)
    ₱24654 Avg Bid
    20 bids

    Looking for a developer to learn and implement a real time hardware implementation of spectrum analyzer upto 100mhz bandwidth using FPGA, fast ADCs and DACs.

    ₱2835 / hr (Avg Bid)
    ₱2835 / hr Avg Bid
    16 bids

    a Q/A project about unit control system and pipelines exc. It is simple. only 3 questions. Prob take 20 minutes of someone who knows. The person also has to know MIPS Code.

    ₱1418 (Avg Bid)
    ₱1418 Avg Bid
    4 bids

    Verilog and VHDL expert needed

    ₱960 (Avg Bid)
    ₱960 Avg Bid
    15 bids

    hi i need someone expert professional in verilog languages to build my project i will send requirement via chat box

    ₱1772 (Avg Bid)
    ₱1772 Avg Bid
    22 bids

    I need to implement the threshold block and verify that with two AXI VIP as you can see in the picture. I need a testbench which generates random numbers between 500 to 1000 and the threshold block count the number of data more than 500. the project can be done also with ILA but at this point I prefer system Verilog. Xilinx has a tesbecnh example which helps to write a code quickly.

    ₱4816 (Avg Bid)
    ₱4816 Avg Bid
    4 bids

    vhdl code using xilinx and simulate it using isim 14.7

    ₱1620 (Avg Bid)
    ₱1620 Avg Bid
    7 bids

    Top FPGA Community Articles