Verilog / VHDL Jobs

Verilog is a description language used in the field of semiconductor and electronic design. It is also used in analog and mixed-signal circuits. VHDL is a hardware description language used in electronic design automation and integrated circuits. If your business is working with Verilog / VHDL then you can use some freelancer help to ease the workload. Post your Verilog/VHDL job today to connect with such freelancers. Hire Verilog / VHDL Designers

Filter

My recent searches
Filter by:
Budget
to
to
to
Type
Skills
Languages
    Job State
    8 jobs found, pricing in USD
    Looking for FPGA expert 6 days left
    VERIFIED

    I am looking for someone having expertise in FPGA, i am looking for someone for long term work relation. People having good experience in FPGA but new to this platform are most welcomed. i will explain the details of task in chat

    $23 (Avg Bid)
    $23 Avg Bid
    7 bids
    JavaFX UI development 6 days left
    VERIFIED

    6 Stop Round Table (Rotating at 60 degrees) SERVO 1 is connected to rotary table. Rotary table will rotate and stop at 60 degrees. Once it stops A, B,C, D, E & F as given below will be actioned. (A) Filling Quantity User can select the pre-set quantity shown in screen (B) ALIGNMENT: (Sensor, Stepper Motor) • Sensor to detect colour code. • Stepper motor will rotate and stop when c...

    $329 (Avg Bid)
    $329 Avg Bid
    12 bids

    A reliability enhanced video storage architecture in hybrid SLC/MLC NAND flash memory

    $30 (Avg Bid)
    $30 Avg Bid
    1 bids

    Re programming plc in ladder Short contract or freelance PLC & SCADA

    $31 / hr (Avg Bid)
    $31 / hr Avg Bid
    40 bids

    6 Stop Round Table (Rotating at 60 degrees) SERVO 1 is connected to rotary table. Rotary table will rotate and stop at 60 degrees. Once it stops A, B,C, D, E & F as given below will be actioned. (A) Filling Quantity User can select the pre-set quantity shown in screen (B) ALIGNMENT: (Sensor, Stepper Motor) • Sensor to detect colour code. • Stepper motor will rotate and stop when c...

    $307 (Avg Bid)
    $307 Avg Bid
    9 bids
    PWM vhdl fpga 3 days left

    Description is in attached file. Note: Text is in Bosnian language so you will need to translate it.

    $144 (Avg Bid)
    $144 Avg Bid
    10 bids

    i am looking for a expert in SystemVerilog and UVM test environment for RISC-V processor.

    $14 / hr (Avg Bid)
    $14 / hr Avg Bid
    5 bids

    i am looking for a expert in SystemVerilog and UVM test environment for RISC-V processor.

    $6 / hr (Avg Bid)
    $6 / hr Avg Bid
    1 bids