Verilog / VHDL Jobs

Verilog is a description language used in the field of semiconductor and electronic design. It is also used in analog and mixed-signal circuits. VHDL is a hardware description language used in electronic design automation and integrated circuits. If your business is working with Verilog / VHDL then you can use some freelancer help to ease the workload. Post your Verilog/VHDL job today to connect with such freelancers. Hire Verilog / VHDL Designers

Filter

My recent searches
Filter by:
Budget
to
to
to
Type
Skills
Languages
    Job State
    23 jobs found, pricing in USD

    MIPS instructions and simple Assembly

    $7 - $21
    Sealed
    $7 - $21
    0 bids
    orCAD Software Expert 6 days left
    VERIFIED

    Task1: An audio signal processor has to attenuate a specific range of frequencies in the specified stop band and allowing the frequencies to pass outside the stop band. Design a prototype 4th order active band stop filter and 6th order active band stop filter using Butterworth filter for a desirable resonant frequency and bandwidth as per the given block diagram representation. Task2: In a combinational logic circuit the decoded output depends on the specified combination of bits at the data input. 1) The simulation design should be done for the combinational logic circuit such that it has three input lines and eight output lines. 2) Develop a truth table and the logic symbol for the combinational logic circuit designed.

    $7 - $21
    $7 - $21
    0 bids
    Circuit design 5 days left

    Need a circuit integrating multiple simple circuits

    $356 (Avg Bid)
    $356 Avg Bid
    15 bids

    The project is to design a system with an FIR filter for voice filtering in real-time. The work will be on Xilinx and Modelsim to design the system and also with Matlab so it's a big project and require time. It's a big project but the budget is average so please don't bid me high.

    $581 (Avg Bid)
    $581 Avg Bid
    9 bids

    The project is to design a system with an FIR filter for voice filtering in real-time. The work will be on Xilinx and Modelsim to design the system and also with Matlab so it's a big project and require time. It's a big project but the budget is average so please don't bid me high.

    $210 (Avg Bid)
    $210 Avg Bid
    3 bids

    To whom it may concern, I'm looking for someone experienced who can develop a basic calculator using verilog on vivado with specific requirements in a short period of time. If you think this fits your skills, let me know and lets discuss things further!

    $25 (Avg Bid)
    $25 Avg Bid
    7 bids
    Verilog on a weekend :) 5 days left
    VERIFIED

    Hi, I have a couple of Verilog questions and would be happy to pay to pick someones brain! Attached is a simple HLS program that I synthesized to Verilog. I have some experience writing very basic Verilog programs, but some of the stuff would need an explanation. Attached is the Verilog project. And below in the text you will find the original HLS snippet. Ideally we would walk through the code an load the Verilog into Vivado and play a bit around with it for 2-3 hours while I ask a couple of questions. (1) CORDIC method is it applied here? (2) How does the entire program work? Honest question. (3) Why is there so much paramter overhead etc? (4) How would you simplify the application in Verilog? Requirements === (1) Happy to grab a Zoom or phone call (asked support seems to be okay) (2...

    $46 / hr (Avg Bid)
    $46 / hr Avg Bid
    6 bids

    I want code and testbench for Dc motor pwm by vhdl and using fpga Model of fpga kit ( DE10-Lite)

    $36 (Avg Bid)
    $36 Avg Bid
    3 bids

    you will be implementing a pipelined MIPS processor datapath with the following features: 1) FDEMW 5-stage pipeline with branch

    $15 (Avg Bid)
    $15 Avg Bid
    3 bids
    FPGA Project 3 days left

    1 Verilog/VHDL Programming language 2 Understanding of the protocol and standards 3 FPGA knowledge & Programming hands on 4 Knowledge of the safety standards. Optical Data link 5 Networking concepts

    $400 (Avg Bid)
    $400 Avg Bid
    10 bids

    Need help designing an adder architecture in Verilog/Systemverilog.

    $23 (Avg Bid)
    $23 Avg Bid
    7 bids
    Verilog programming-2 3 days left
    VERIFIED

    Verilog programming project using Vivado. please bid if you can assist

    $40 - $53
    Sealed
    $40 - $53
    7 bids

    you will be implementing a pipelined MIPS processor datapath with the following features: 1) FDEMW 5-stage pipeline with branch

    $20 (Avg Bid)
    $20 Avg Bid
    1 bids
    Image Equalizer 2 days left

    I need an image equalizer written in VHDL language. The semplified algorithm to use should be: DELTA_VALUE = MAX_PIXEL_VALUE – MIN_PIXEL_VALUE SHIFT_LEVEL = (8 – FLOOR(LOG2(DELTA_VALUE +1))) TEMP_PIXEL = (CURRENT_PIXEL_VALUE - MIN_PIXEL_VALUE) << SHIFT_LEVEL NEW_PIXEL_VALUE = MIN( 255 , TEMP_PIXEL) In this project the program recieve the image dimension in 2 bytes, the first one is for columns and the second one is for rows. The third byte is the first byte of the image that the program recieves in input. Extra Notes: 1. FLOOR(LOG2(DELTA_VALUE +1)) is an integer number 2. The project should be able to process more than one image, but the input image will never change during the execution, only when the DONE signal is high 3. The module will start processing when the S...

    $205 (Avg Bid)
    $205 Avg Bid
    7 bids

    I am using a 32x32 LED matrix from Adafruit and I am driving it with an FPGA. I followed the tutorial they provided and I get an image initialize. Now, I am trying to have various frames to show, to make some sort of video. I want to use a microcontroller to send the data for the frames to the FPGA. Further explanation is attached on the word document and all the files I currently am using will also be attached. Please don't hesitate to reach out with any questions regarding the design.

    $708 (Avg Bid)
    $708 Avg Bid
    16 bids
    $204 Avg Bid
    11 bids

    ac voltage measurement circuit and output of this circuit is in adc and send to pic16f877a

    $20 (Avg Bid)
    $20 Avg Bid
    10 bids

    Design 4 bits arithmetic unit that add, multiply and subtract using PTL & Domino *****simulate using cadence***** The app takes 3 inputs A, B, and C A, and B are 4 bits operands C is a 2 bits number (input for a multiplexing circuit) representing the operation Deliverables: 1- a step by step word file of the work done 2- all cadence files

    $33 (Avg Bid)
    $33 Avg Bid
    3 bids
    Verilog programming 1 day left
    VERIFIED

    Verilog programming project using Vivado. please bid if you can assist

    $20 - $33
    Sealed
    $20 - $33
    6 bids

    I need someone who can develop a current small project written in VHDL. It should be a game dispaying on vga monitor.

    $73 (Avg Bid)
    $73 Avg Bid
    6 bids

    To design and implement a robotic system, NIOS2 processors are considered vital as they provide security and reliability. You are required to program and demonstrate a 16-bit NIOS2 processor for the given instruction set in VHDL. You are required to design and implement each component such as arithmetic logic unit (ALU), memory system, control unit etc. separately in VHDL and verify them on FPGA board. Moreover, you are required to integrate all these components in VHDL and demonstrate the complete system design on the FPGA board

    $11 - $18 / hr
    Sealed
    $11 - $18 / hr
    1 bids

    To design and implement a robotic system, NIOS2 processors are considered vital as they provide security and reliability. You are required to program and demonstrate a 16-bit NIOS2 processor for the given instruction set in VHDL. You are required to design and implement each component such as arithmetic logic unit (ALU), memory system, control unit etc. separately in VHDL and verify them on FPGA board. Moreover, you are required to integrate all these components in VHDL and demonstrate the complete system design on the FPGA board

    $22 - $181
    Sealed
    $22 - $181
    2 bids

    Title of the project HDL Digital Signal Processor core for FPGA implementation Deadline is in 15 hours budget is 20$ requirement for the scope will be through the chat Thanks

    $32 (Avg Bid)
    $32 Avg Bid
    6 bids