Verilog / VHDL Jobs

Verilog is a description language used in the field of semiconductor and electronic design. It is also used in analog and mixed-signal circuits. VHDL is a hardware description language used in electronic design automation and integrated circuits. If your business is working with Verilog / VHDL then you can use some freelancer help to ease the workload. Post your Verilog/VHDL job today to connect with such freelancers. Hire Verilog / VHDL Designers

Filter

My recent searches
Filter by:
Budget
to
to
to
Type
Skills
Languages
    Job State
    46 jobs found, pricing in USD
    Mips assembly project 6 days left
    VERIFIED

    I need help for small Mips assembly project . I will sent project file

    $28 (Avg Bid)
    $28 Avg Bid
    4 bids

    The booth multiplier circuit is from a research paper. I will give you the research paper.

    $23 (Avg Bid)
    $23 Avg Bid
    3 bids
    Scilab Software 6 days left
    VERIFIED

    I want someone who has knowledge in Scilab and can write in some codes

    $162 (Avg Bid)
    $162 Avg Bid
    7 bids
    design and verification 6 days left
    VERIFIED

    design of an FPGA device and its verification

    $120 (Avg Bid)
    $120 Avg Bid
    8 bids
    Verilog coding on FPGA's 6 days left
    VERIFIED

    I need an expert who can do implement modular multiplication algorithms in Verilog and simulate their results to make a comparison in their speed of implementation, hardware consumed etc.

    $320 (Avg Bid)
    $320 Avg Bid
    15 bids

    I'm required to design this architecture using VHDL. This architecture also consists of hops.

    $126 (Avg Bid)
    $126 Avg Bid
    6 bids

    It is an easy project message me for details

    $142 (Avg Bid)
    $142 Avg Bid
    7 bids
    Robotic Expert 4 days left
    VERIFIED

    Hello freelancers, I am looking for an expert in VHDL/FPGA for an interesting project. The project is very small and I encourage new freelancers to place the bid. My budget is 30-40 AUD

    $52 (Avg Bid)
    $52 Avg Bid
    3 bids
    VHDL Expertss 4 days left
    VERIFIED

    Hello freelancers, I am looking for an expert in VHDL for an interesting project. The project is very small and I encourage new freelancers to place the bid. My budget is 30-40 AUD

    $53 (Avg Bid)
    $53 Avg Bid
    4 bids
    Compiler Design 4 days left

    I need an expert on Compiler Design

    $500 (Avg Bid)
    $500 Avg Bid
    5 bids

    i want long term employee. i need to draw internal block diagram. if you are expert, please bid here

    $3 / hr (Avg Bid)
    $3 / hr Avg Bid
    5 bids

    i want long term employee. i need to draw internal block diagram. if you are expert, please bid here

    $3 / hr (Avg Bid)
    $3 / hr Avg Bid
    5 bids
    verilog, vhdl expert needed 4 days left
    VERIFIED

    i want long term employee. i need to draw internal block diagram. if you are expert, please bid here

    $40 (Avg Bid)
    $40 Avg Bid
    2 bids

    - Develop a micro-threaded RISC-V for low-overhead threading - Integrate with FPGA HLS tool to make a solution of micro-threaded HLS - Need to optimized PPA (Power Performance Area) - Require good problem solving skill - Require good written and oral communication kill

    $7714 (Avg Bid)
    $7714 Avg Bid
    2 bids

    In this project you will simulate Round Robin scheduling algorithm. For the sake of simulation, consider a simple system with a single CPU, single I/O device. The CPU has a ready queue and an I/O queue. The system will select a process from the ready queue based on RR algorithm (quantum time will be given to you) and send it to CPU. Information about a process is maintained in process control bloc...

    $27 (Avg Bid)
    $27 Avg Bid
    7 bids
    $22 Avg Bid
    3 bids

    Help I am currently stucked in the design and simulation part. Title is "Design of Sliding Mode Control in Active Suspension System". Using a quarter car model to simulate road disturbances and viewing the results from the controller compared to a passive system. Complete in 1day (Start now and give progress in every hour) Software used is MATLAB and Simulink. - What I need is only 1 ...

    $150 (Avg Bid)
    $150 Avg Bid
    6 bids
    Robotic Expert (VHDL) 3 days left
    VERIFIED

    Hello freelancers, I am looking for an expert in VHDL for an interesting project.

    $181 (Avg Bid)
    $181 Avg Bid
    5 bids

    Help I am currently stucked in the design and simulation part. Title is "Design of Sliding Mode Control in Active Suspension System". Using a quarter car model to simulate road disturbances and viewing the results from the controller compared to a passive system. Complete in 1day (Start now and give progress in every hour) Software used is MATLAB and Simulink. - What I need is only 1 ...

    $163 (Avg Bid)
    $163 Avg Bid
    6 bids

    I need physical design engineer who can guide me end to end for place and route projects for 7 NM on innovus so that I an perform well in interview

    $8 - $20
    $8 - $20
    0 bids

    Looking for parallel programming expert

    $146 (Avg Bid)
    $146 Avg Bid
    2 bids

    Looking for parallel programming expert

    $136 (Avg Bid)
    $136 Avg Bid
    2 bids

    i need someone know how to implement the verlog and has experience in vlsi and the circuit

    $170 (Avg Bid)
    $170 Avg Bid
    7 bids

    This project has multiple phase that need to be done. It is yo develop a system that demonstrate the error correction H(7,4) hamming codes Use of python, Verilog and arudino is also required

    $68 (Avg Bid)
    $68 Avg Bid
    1 bids

    I'm a trader and I need an HPGA engineer foran ultra low latency fpga solution to trade on CME. I have a c++ reference implementation for most blocks, obviously this needs to be converted to hdL (verilog ideally). Functional requirements: - Msrket Data feed handler - Order book building (Last bid, ask, trade) - Line arbitration (Feed A and B arbitration) - orders sending - Exchange orders re...

    $10000 (Avg Bid)
    $10000 Avg Bid
    2 bids

    I need help with a Verilog Project, using the Vivado software and a Basys 3 board.

    $29 (Avg Bid)
    $29 Avg Bid
    5 bids

    I am looking for someone to come up with their own idea to work with microcontroller.

    $15 (Avg Bid)
    $15 Avg Bid
    9 bids

    Looking for parallel programming expert

    $121 (Avg Bid)
    $121 Avg Bid
    3 bids

    Hiring for expert freelancers to work as ASIC Verification Engineers for our enterprise client. Must be amenable to work full time for 12 months or more. Billing rate is hourly and based on merit. Requirements: 4 to 8 years of experience in ASIC/SOC/IP/block level functional verification using System Verilog/UVM. Must have worked on developing testplan, testcases, sequences, constraint randomi...

    $15 - $25 / hr
    $15 - $25 / hr
    0 bids

    I NEED Someone has experience in vlsi also know how to deal with magic tool (layouts )

    $145 (Avg Bid)
    $145 Avg Bid
    4 bids

    I'm a trader and I need an HPGA engineer foran ultra low latency fpga solution to trade on CME. I have a c++ reference implementation for most blocks, obviously this needs to be converted to hdL (verilog ideally). Functional requirements: - Msrket Data feed handler - Order book building (Last bid, ask, trade) - Line arbitration (Feed A and B arbitration) - orders sending - Exchange orders re...

    $3000 - $5000
    $3000 - $5000
    0 bids
    Robotics Expert -- 2 1 day left
    VERIFIED

    I am looking for a robotics expert with good experience in VHDL/FPGA

    $91 (Avg Bid)
    $91 Avg Bid
    2 bids

    Looking for parallel programming expert

    $150 (Avg Bid)
    $150 Avg Bid
    5 bids
    VHDL Coding 1 day left

    VHDL Coding Debugging the VHDL Code

    $18 (Avg Bid)
    $18 Avg Bid
    2 bids
    VHDL help needee 1 day left
    VERIFIED

    hello I need help with VHDL, please let me know if you can help

    $26 (Avg Bid)
    $26 Avg Bid
    7 bids

    I need to interface the adc with terasic startix iv board specifically in dsp builder environment.

    $67 (Avg Bid)
    $67 Avg Bid
    1 bids
    ASIC Verification Engineers 53 days left
    VERIFIED

    Seeking full-time experienced ASIC Verification Engineers for an ongoing project (12 months+) Essential requirements: Knowledge of at least one industry standard protocol like Ethernet, PCIe, MIPI, USB, AMBA or similar. Ability to update testbench components like reference model/SB, drivers and monitors. Team player with excellent interaction skills. Perl/shell scripting is a good to have. ...

    $15 - $24 / hr
    Sealed NDA
    $15 - $24 / hr
    20 bids
    Controllers 21 hours left
    VERIFIED

    State Space Representation State Variable Representation Control System circuit Derivative Controller Proportional & Derivative Controller Proportional & Integral Controller Proportional, Integral & Derivative Controller

    $21 (Avg Bid)
    $21 Avg Bid
    7 bids
    counter 3bit 16 hours left

    i want make counter 3 bit with rest in Verilog work gate by gate not high level language , and schematic for design

    $16 (Avg Bid)
    $16 Avg Bid
    9 bids

    Hello, I will need a VHDL expert. Very analytical descriptions in chat. Budget: $70 USD Deadline: 9/4/2021 Best wishes

    $113 (Avg Bid)
    $113 Avg Bid
    6 bids

    I need someone whos experience in L-Edit to work with me on a simple design. I prfer 8.3 version. The Full layout of the Chip within an area of 0.4mmx0.4mm , the Pad frame will be provided to you. I will send in files to interested freelancers. Please bid

    $115 (Avg Bid)
    $115 Avg Bid
    5 bids

    Hello, I will need a VHDL expert. Very analytical descriptions in chat. Budget: $50 USD Deadline: 9/4/2021 Best wishes

    $30 - $250
    $30 - $250
    0 bids

    Hello, I will need a VHDL expert. Very analytical descriptions in chat. Budget: $50 USD Deadline: 9/4/2021 Best wishes

    $47 (Avg Bid)
    $47 Avg Bid
    2 bids

    Particle Swarm Optimisation(PSO) tuned Fractional Order PID Controller for power electronics application using FPGA everything has to be in Verilog/VHDL.

    $201 (Avg Bid)
    $201 Avg Bid
    2 bids

    Describe utilizando VHDL un sistema para visualizar en el display dinámico de la placa de desarrollo el valor introducido en código BCD en los 16 interruptores de la misma placa. Los puntos decimales del display estarán siempre apagados y en el caso de que se introduzca una cifra inválida (10 ~ 15), los LED que la han de mostrar apagarán. Precio negociable.

    $35 (Avg Bid)
    $35 Avg Bid
    2 bids
    $18 Avg Bid
    6 bids