convert Verilog to VHDL (part2)

In Progress Posted Jan 2, 2011 Paid on delivery

$30-250 USD

Paid on delivery

In Progress Paid on delivery

Convert a Verilog source code to VHDL

Electrical Engineering Electronics Matlab and Mathematica

Project ID: #900189

About the project

4 proposals Remote project Active Jan 2, 2011

Looking to make some money?

Benefits of bidding on Freelancer

Set your budget and timeframe
Get paid for your work
Outline your proposal
It's free to sign up and bid on jobs
Post a project like this