Convert timing Diagram in TDML format to System verilog assertions

A timing diagram is drawn in [login to view URL] and dumped in TDML format. Read the Manual ([login to view URL]) The TDML format has to be converted into system verilog assertions. The script needs to work for some example designs For example- Draw timing diagram for AHB , APB and wishbone bus and generate system verilog assertions from that.