Verilog / VHDL experenced required

Open