To experience the design issues of advanced computer architectures through the design of an analyzer for a simplified MIPS CPU using high level programming languages. The considered MIPS CPU adopts the CDC 6600 scoreboard scheme to dynamically schedule in
$2-8 USD
Cancelled
Posted about 11 years ago
$2-8 USD
Paid on delivery
We have to write code either in VHDL or in C/C++ for computer architecture. In this project we need to implement CDC 6600 scoreboard scheme of dynamic instruction scheduling and using cache for load and store instruction for cache hit and cache miss.