Freelancer logo How It Works Browse Jobs
Log In Sign Up
Post a Project
EXPLORE
ASIC
Electronics
FPGA
Microcontroller
Verilog / VHDL
Profile cover photo
You're now following
Error following user.
This user does not allow users to follow them.
You are already following this user.
Your membership plan only allows 0 follows. Upgrade here.
Successfully unfollowed
Error unfollowing user.
You have successfully recommended
Error recommending user.
Something went wrong. Please refresh the page and try again.
Email successfully verified.
User Avatar
$25 USD / hour
Flag of EGYPT
obour city, egypt
$25 USD / hour
It's currently 5:16 PM here
Joined September 20, 2016
0 Recommendations

Zyad Sobhy M.

@ZyadSobhy

 5.0 (9 reviews)
4.3
4.3
88%
88%
$25 USD / hour
Flag of EGYPT
obour city, egypt
$25 USD / hour
100%
Jobs Completed
98%
On Budget
100%
On Time
20%
Repeat Hire Rate

Digital ASIC/SOC/FPGA Designer/Verification Eng.

With Bachelor's in Computer Engineering, I'm Having a high passion for a wide-range understanding of complex systems/solutions from the very high level of OSes and Architecture down to the very low level of IC design and FPGA. I’m actively seeking challenging projects in digital hardware Design/Verification where my skills, work experience, and academic background can significantly both contribute to future technologies enablement and be developed Skills: Working on RTLs written in both VHDL and Verilog Knowledgeable of Design Methodologies like Power-Aware Design, CDC & DFT. Knowledgeable of Back-End flow like Clock Tree Synthesis, Placement & Routing. Knowledgeable of Verification Methodologies Both UVM & System Verilog. Scripting using: TCL. Design and Simulation Tools: Modelsim - Xilinx ISE Design Suite- Intel Quartus prime- Cadence Virtuoso- Synopsys Design Compiler- Cadence SOC Encounter.
Freelancer Verilog / VHDL Designers Egypt
See all Verilog / VHDL Designers in Egypt

Contact Zyad Sobhy M. about your job

Log in to discuss any details over chat.

Portfolio

10056147
Pipelined RISC-V in VHDL
Pipelined RISC-V in VHDL with 35+ instructions
Pipelined RISC-V in VHDL
Pipelined RISC-V in VHDL with 35+ instructions
Pipelined RISC-V in VHDL
Pipelined RISC-V in VHDL with 35+ instructions
Pipelined RISC-V in VHDL
Pipelined RISC-V in VHDL with 35+ instructions
Pipelined RISC-V in VHDL
Pipelined RISC-V in VHDL with 35+ instructions
10005849
Pipelined MIPS Processor on Logisim associated with hazard unit
Pipelined MIPS Processor on Logisim
10005843
Thermometer System on Chip
Thermometer System on Chip in Verilog (SOC)
10005836
 Description: It is responsible of receiving commands through UART receiver to do different system functions as register file reading/writing or doing some processing using ALU block and send result as well as CRC bits of result using 4 bytes frame through UART transmitter communication protocol.  Project phases: -  RTL Design from Scratch of system blocks (ALU, Register File, Synchronous FIFO, Integer Clock Divider, Clock Gating, Synchronizers, Main Controller, UART TX, UART RX).  Integrate and verify functionality through self-checking testbench.  Constraining the system using synthesis TCL scripts.  Synthesize and optimize the design using design compiler tool.  Analyze Timing paths and fix setup and hold violations.  Verify Functionality equivalence using Formality tool  Physical implementation of the system passing through ASIC flow phases and generate the GDS File.  Verify functionality post-layout considering the actual delays.
RTL to GDS Implementation of Low Power Configurable Multi
10005830
Universal Asynchronous Receiver-Transmitter
Universal Asynchronous Receiver-Transmitter
Universal Asynchronous Receiver-Transmitter
Universal Asynchronous Receiver-Transmitter
10056147
Pipelined RISC-V in VHDL
Pipelined RISC-V in VHDL with 35+ instructions
Pipelined RISC-V in VHDL
Pipelined RISC-V in VHDL with 35+ instructions
Pipelined RISC-V in VHDL
Pipelined RISC-V in VHDL with 35+ instructions
Pipelined RISC-V in VHDL
Pipelined RISC-V in VHDL with 35+ instructions
Pipelined RISC-V in VHDL
Pipelined RISC-V in VHDL with 35+ instructions
10005849
Pipelined MIPS Processor on Logisim associated with hazard unit
Pipelined MIPS Processor on Logisim
10005843
Thermometer System on Chip
Thermometer System on Chip in Verilog (SOC)
10005836
 Description: It is responsible of receiving commands through UART receiver to do different system functions as register file reading/writing or doing some processing using ALU block and send result as well as CRC bits of result using 4 bytes frame through UART transmitter communication protocol.  Project phases: -  RTL Design from Scratch of system blocks (ALU, Register File, Synchronous FIFO, Integer Clock Divider, Clock Gating, Synchronizers, Main Controller, UART TX, UART RX).  Integrate and verify functionality through self-checking testbench.  Constraining the system using synthesis TCL scripts.  Synthesize and optimize the design using design compiler tool.  Analyze Timing paths and fix setup and hold violations.  Verify Functionality equivalence using Formality tool  Physical implementation of the system passing through ASIC flow phases and generate the GDS File.  Verify functionality post-layout considering the actual delays.
RTL to GDS Implementation of Low Power Configurable Multi
10005830
Universal Asynchronous Receiver-Transmitter
Universal Asynchronous Receiver-Transmitter
Universal Asynchronous Receiver-Transmitter
Universal Asynchronous Receiver-Transmitter

Reviews

Changes saved
Showing 1 - 5 out of 9 reviews
Filter reviews by:
5.0
$600.00 USD
Project 33693250 has been deleted
Very reliable, precise, accurate and detailed with the results. It was very pleasant to work with him and I will definitely work with him again. Everyone who works with Zyad can rely on him and be sure that the tasks will be done to the maximum! A true professional with vast knowledge.
M
Flag of Andjelko M.
@montana0110
•
2 years ago
5.0
$140.00 USD
Project 33788202 has been deleted
Zyad is a very honest and hardworking person. One thing about him is he delivers on time and he does what he says. He is an expert in his field and is very knowledgeable.
R
Flag of Abdur C.
@rarbararba
•
2 years ago
5.0
$65.00 USD
Project for Zyad Sobhy M. -- 2
Very nice work. Zyad did some VHDL programming for me, and he was very committed to a good final product. I'm also grateful for his patience and good communication. The job was tricky in many ways and he came up with some rather clever solutions to make the final product work well.
Electronics
Verilog / VHDL
Microcontroller
FPGA
+1 more
User Avatar
Flag of Mostafa H.
@mostafahesham194
•
2 years ago
5.0
£190.00 GBP
Integrated circuit design -- 2
I gave zyad a task and he finished it within 5-6 hours, he solved the task perfectly.
Electronics
Verilog / VHDL
Microcontroller
FPGA
ASIC
Z
Flag of Zahra S.
@zahrash13
•
2 years ago
5.0
$200.00 USD
Project 7 for VHDL
Has great communication skills and works hard to get the work done. Very friendly and nice to work with.
Electronics
Verilog / VHDL
Microcontroller
FPGA
+1 more
User Avatar
Flag of Nicholas D.
@Nick3445
•
2 years ago

Experience

ASIC Design Intern

Synopsys
Dec 2021 - Present
Acquired knowledge and hands-on experience in:  ASIC Front-End Flow: • Efficient RTL Coding Using Verilog language • Building Advanced Self-Checking Test-bench • TCL Scripting Language • Static Timing Analysis • Low Power Design Techniques • Clock Domain Crossing  ASIC Back-End Flow including: • RTL Synthesis on Design Compiler • Design For Testing (DFT) Insertion • Floorplanning, Placement & Routing. • Clock Tree Synthesis. • Timing Closure, Chip Finishing, Sign Off

Digital Hardware Verification Intern.

Siemens
Jun 2021 - Oct 2021 (4 months, 2 days)
Acquired knowledge and hands-on Experience in: • System Verilog. • Universal Verification Methodology (UVM).  Project: Verification environment. Designing a verification environment for an AES 128 Encryption Engine using UVM based methodology.

Education

Bachelor of Computer Engineering

Ain Shams University, Egypt 2018 - 2022
(4 years)

Contact Zyad Sobhy M. about your job

Log in to discuss any details over chat.

Verifications

Preferred Freelancer
Identity Verified
Payment Verified
Phone Verified
Email Verified
Facebook Connected

Certifications

preferredfreelancer-1.png Preferred Freelancer Program SLA 1 84%

Top Skills

Verilog / VHDL 9
Electronics 8
Microcontroller 7
FPGA 7
ASIC 5

Browse Similar Freelancers

Verilog / VHDL Designers in Egypt
Verilog / VHDL Designers
Electronics Engineers
Microcontroller Developers

Browse Similar Showcases

Verilog / VHDL
Electronics
Microcontroller
FPGA
Previous User Next User
Invite sent successfully!
Thanks! We’ve emailed you a link to claim your free credit.
Something went wrong while sending your email. Please try again.
Freelancer logo Philippines / English Help & Support Freelancer Categories Projects Contests Freelancers Enterprise Membership Preferred Freelancer Program Project Management Local Jobs Photo Anywhere Showcase API for Developers Get Verified Desktop App About About us How it Works Security Investor Sitemap Stories News Team Awards Press Releases Careers Terms Privacy Policy Terms and Conditions Copyright Policy Code of Conduct Fees and Charges Partners Escrow.com Loadshift Warrior Forum Apps Apple App Store logoGoogle Play logo
Copy to clipboard failed, please try again after adjusting your permissions.
Copied to clipboard.
Registered Users Total Jobs Posted
Freelancer ® is a registered Trademark of Freelancer Technology Pty Limited (ACN 142 189 759)
Copyright © 2024 Freelancer Technology Pty Limited (ACN 142 189 759)
Loading preview
Permission granted for Geolocation.
Your login session has expired and you have been logged out. Please log in again.