improve my program

Im currently working in RTL digital desing for high speed communications projects. I have hands-on experience with Verilog for communications industry and this experience could be very useful for your proyect. We need to narrow the enhacement specification (Is it to add a more features, improve timing or just improve the coding?). This way i can provide details about the implementation.