SystemVerilog - Sha1 Algorithm implementation

Cancelled Posted 7 years ago Paid on delivery
Cancelled Paid on delivery

must know how to code in SystemVerilog

Using Quartus, and ModelSIM

Setting for Quartus:

Family: Arria II GX

Device: EP2AGX45DF29I5

I already have started this and need help completing it

Check PDF 6 (attached file) for more instructions.

It is the project 4.

Look through other PDFs to get a clearer idea of what can and cannot be done.

use the "hints" provided in pdfs 7,8,and9

sha1 needs to work for both test benches I provide

the project 3 described is also part of project 4, which I have already finished. please use everything all the files I have attached.

I have attached my progress on the sha1 module.

will answer and question you have

Also need to be done ASAP (within 12 hours or less)

Verilog / VHDL

Project ID: #13973933

About the project

2 proposals Remote project Active 7 years ago

2 freelancers are bidding on average $63 for this job

raulbehl

Hello! I am an experienced Engineer and have been helping out many on this platform. It would be great if I could help you out. Thank you!

$100 USD in 1 day
(68 Reviews)
5.9
muntazarfarhan

Hi sir, I can create a nice and creative logo with your claim. By looking your attachment, i have an idea and clearly can do the design that you want and provide a different design with the attach one. For your inf More

$25 USD in 1 day
(0 Reviews)
0.0